In this paper, we present a complete Data Acquisition System (DAQ) together with the readout mechanisms for the J-PET tomography scanner. In general detector readout chain is constructed out of Front-End Electronics (FEE), measurement devices like Time-to-Digital or Analogto-Digital Converters (TDCs or ADCs), data collectors and storage. We have developed a system capable for maintaining continuous readout of digitized data without preliminary selection. Such operation mode results in up to 8 Gbps data stream, therefore it is required to introduce a dedicated module for online event building and feature extraction. for the continuous data recording (trigger-less) is a novel approach in such detector systems and assures that most of the information is preserved on the storage for further, high-level processing. Signal discrimination applies an unique method of using LVDS buffers located in the FPGA fabric.
Introduction
The prototype of TOF-PET scanner, constructed by the J-PET collaboration [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] , consists of 192 plastic scintillators, each equipped with photomultipliers (PMTs) on both ends. This results in 384 analog channels that have to be processed by the Data Acquisition System (DAQ). The J-PET prototype will be used for investigations in the field of medical imaging [5, 11] , nanobiology [12] , material science [13, 14] and for testing of fundamental symmetries in physics [15, 16] . In this paper, we present a complete solution for the DAQ system together with the readout mechanisms. Detector readout chain is constructed out of Front-End Electronics (FEE), measurement devices like Timeto-Digital or Analog-to-Digital Converters (TDCs or ADCs), data collectors and storage. Most of the PET scanners include coincidence units or multi-level trigger logic in order to discard in the real-time data classified as background noise [17, 18] . Such a unit can only execute low-level selection algorithms in order to fulfill real-time regime. Applying low-level rejection filters can result in the loss of fraction of valuable data. On the other hand, more complex algorithms might introduce longer dead-time of the DAQ system, resulting in reduced rate of registered events. Our solution for the continuous data recording (triggerless) is a novel approach in such detector systems and assures that most of the information is preserved on the storage for further, high-level processing. The core of the presented system is based on Trigger Readout Board v3 (TRBv3) platform [19, 20] , developed for and widely used in high energy physics experiments [21] .
System Overview
The main element of the J-PET DAQ system is the collection of TRBv3 modules. Those are high-performance and FPGA-based (Field Programmable Gate Array), therefore reconfigurable, TDC readout boards. Each module is equipped with five Lattice ECP3M devices. The central one serves as the controller and local data collector, while the remaining four can be configured with configware providing various functionality. For the precise time measurement, a design providing 48 input channels and time resolution of 12 ps has been developed [22] . Each input channel has rising and falling signal edge detection and a buffer for up to 54 complete signals storage between two consecutive readouts. One TRBv3 module is called Master and controls the readout procedure and synchronization of all the other modules (Slaves) 1. Each TRBv3 board has an individual Gigabit Ethernet (GbE) link for transmitting collected measurement data out of the system for storage with the use of standard and cheap network facility. An additional module, called Central Controller Module (CCM) has been developed in order to provide efficient, online data processing. The module has sixteen GbE links as inputs from the Slave modules and a Xilinx Zynq-7045 as the processing unit. Data packages sent from the Slaves can be directed through the CCM, which can perform online analysis, histogramming and data quality assessment. The data is saved on the Event Building (EB) machines. Those are server class, multiprocessor PCs running software for collecting data fragments from the network and reassembling them into complete data units called Events, representing the state of the entire detector in a particular period of time. Such files are taken as the input into the analysis and image reconstruction algorithms [23, 24] . 
Front-End Electronics
Signal shaping, amplification and discrimination are the main functions of the Front-End Electronics [25] . A dedicated electronic module has been developed as the mezzanine Add-on for the TRBv3 boards. The module is plugged directly into the connector which provides power, data and control lines. The signal discrimination applies a novel concept of misusing (using in a non-standard way) the LVDS buffer inside the FPGA device, which is configured with time measurement logic. An LVDS buffer has two inputs: positive and negative. The output state of the buffer changes the logic state in case the voltage levels on the inputs are crossed. One can apply on one of the inputs a threshold level and the analog signal on the second input. At the moment when the analog signal crosses the threshold level, the buffer will generate a logic pulse, which being already inside the FPGA, can be directly inserted into the tapped-delay chain for precise time measurement. The input signals are amplified and split into four paths, each having an individual threshold level. It is a realization of the multi-level thresholding concept as a measure for reducing the time-walk effect and therefore achieving better timing resolution [26] . The TDC design allows for measurement of 48 input channels, hence the FEE module has 12 inputs from the photomultipliers.
Readout Procedure
The setup for the J-PET prototype consists of eight TRBv3 boards as Slave modules and one Master TRBv3. The readout process in the system is controlled by the Master module, which has the Central Trigger System (CTS) functionality implemented in the central FPGA device. For the continuous type of readout [27] , the CTS sends a periodic Readout Request message to all the Slave modules at the fixed rate of 50 kHz. The Slaves record input signals and store the data in buffers until Readout Request message arrives. At the moment the message arrives, the buffers are cleared and the data is encapsulated into UDP packets and sent over Gigabit Ethernet network to the Event Building machines. A single UDP packet contains measured time samples recorded by one Slave modules during a period of 20 µs. The readout rate and buffers sizes (up to 54 signals per channel) are adjusted accordingly in order not to get overflowed and therefore to achieve maximum signals acceptance. Upon receiving a Readout Request message, each module constructs a UDP packet, tagged with the Readout Request message sequence number and module ID. Those two values are necessary for the Event Building machines in order to correctly combine packets from the same measurement but different sources into one, single data unit.
Central Controller Module
The described readout type results in a significant constant stream of data that has to be processed. The maximum throughput that can be achieved reaches 8 Gbps. This amount of data can be efficiently distributed for storage over a number of Event Building machines running in parallel and connected with 10G Ethernet network. However the high event rate and the distributed data storage makes the designed system not suitable for online analysis. To over-come this drawback and additional module called Central Controller Module (CCM) has been designed and developed. The Central Controller Module provides a computing facility for online analysis and data quality assessment. The board features a Xilinx Zynq-7045 FPGA device, which is a hybrid of FPGA resources and an ARM processor. The architecture of FPGA devices allows for natural parallelism for processing multiple data streams, while the standard processor provides a convenient access to the results. The module can be used as the board-in-the-middle, meaning it can receive the packet streams from Slave modules, perform analysis and forward the original packets further, to Event Building machines. TRBv3 data format parsers and feature extraction algorithms have been implemented as the foundation for higher-level data analysis.
Summary and Outlook
A solution for the complete Data Acquisition System for J-PET prototype has been developed and is under evaluation. It consists of two novel approaches: in-FPGA signal discrimination and continuous type of the readout [28] . Those two techniques allow for collection of timing data, measured with the high resolution. At present, lack of real-time data selection and filtering mechanisms in favor of trigger-less readout results in significant amount of data for processing but reduces the risk of discarding valuable measurements. Ongoing work focuses on hardware evaluation and development of the online algorithms for the Central Controller Module.
